UPD750004 datasheet(21/86 Pages) RENESAS

21 / 86 page

µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)

Data Sheet U10738EJ3V2DS

Fig. 5-3

Program Memory Map (in

µPD750008)

Note Can be used only in the Mk

ΙΙ mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with

only the 8 low-order bits of the PC changed.

0000H

Address

0002H MBE RBE

INTBT/INT4

(high-order 5 bits)

start address

0004H MBE RBE

INT0

(high-order 5 bits)

start address

0006H MBE RBE

INT1

(high-order 5 bits)

start address

0008H MBE RBE

INTCSI

(high-order 5 bits)

start address

000AH MBE RBE

INTT0

(high-order 5 bits)

start address

0020H

007FH

0080H

07FFH

0800H

MBE RBE

Internal reset start address

(high-order 5 bits)

0FFFH

1000H

1FFFH

GETI instruction reference table

000CH MBE RBE

INTT1

(high-order 5 bits)

start address

(low-order 8 bits)

CALLF

!faddr

instruction

entry

address

BRCB !caddr

instruction

branch

address

Branch address

of BR BCXA, BR

BCDE, BR !addr,

BRA !addr1 or

CALLA !addr1Note

instruction

CALL !addr

instruction

subroutine entry

address

BR $addr

instruction relative

branch address

-15 to -1,

+2 to +16

Branch destination

address and

subroutine entry

address when GETI

instruction is executed

BRCB !caddr

instruction

branch

address

765

Internal reset start address

INTBT/INT4

INT0

INT1

INTCSI

INTT0

INTT1

start address

UPD750004 데이터시트(PDF) 21 Page - Renesas Technology Corp

UPD750004 데이터시트(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL