ES9822PRO datasheet(20/126 Pages) ESS

20 / 126 page

0.3

ES9822 PRO Product Datasheet

ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM

Clock Distribution

The ES9822 PRO includes features for selecting and manipulating the input clock source.

The minimum MCLK frequency is 22.579 MHz.

When using 24.576 MHz or 22.579 MHz BCK, it is preferable to use GPIO4-6 as the data output.

•

Reg 12-15 [6:5] (TDM_LINE_SEL_CHx) – change TDM Line Select to desired GPIO

•

Reg 11 [7] (TDM_GPIO456) – Enable TDM on GPIO456

XIN

XOUT

ACLK

System

Clock

(MCLK)

22-49MHz

Reg 194[1:0]

GPIO1

SCL_SLAVE

I2C/SPI Clock

BCK

Reg 1

Digital ADC

CLK DIV

Reg 2[4:0]

Reg 0[3]

ADC Decimation Path Clock

(128fs clock)

Reg 9[6:0]

Reg 8

Reg 7[7:5]

Master BCK

Master WS

Enable Reg 193[0]

Reg 193[2:1]

GPIO2

Reg 10[0]

TDM Clock

Reg 5[2]

S/PDIF Clock

Reg 35[0]

Reg 35[5:1]

CLK ASP1

Reg 36[0]

Reg 36[5:1]

CLK ASP2

Reg 6[3:0]

Reg 7[3:0]

CLK DSD

DIV2

Reg 7[4]

Digital

ADC

I2S Decoder

CLK DIV

Analog ADC Clock (Must be 22.5792MHz to 24.576 MHz)

Analog ADC

Clock Gear

(1, ½)

Reg 3[2:0]

CLK IADC ( as Analog ADC clock)

(Same frequency as Analog ADC clock)

CLK DIV

S/PDIF

Encoder

TDM

Encoder

Master

BCK/WS

Gen

Figure 4 - ES9822 PRO Clock Distribution

ES9822PRO 데이터시트(PDF) 20 Page - ESS Technology,Inc

ES9822PRO 데이터시트(HTML) 20 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL