전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ES9822PRO 데이터시트(PDF) 55 Page - ESS Technology,Inc

부품명 ES9822PRO
상세설명  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ESS [ESS Technology,Inc]
홈페이지  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9822PRO 데이터시트(HTML) 55 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 51Page - ESS Technology,Inc ES9822PRO Datasheet HTML 52Page - ESS Technology,Inc ES9822PRO Datasheet HTML 53Page - ESS Technology,Inc ES9822PRO Datasheet HTML 54Page - ESS Technology,Inc ES9822PRO Datasheet HTML 55Page - ESS Technology,Inc ES9822PRO Datasheet HTML 56Page - ESS Technology,Inc ES9822PRO Datasheet HTML 57Page - ESS Technology,Inc ES9822PRO Datasheet HTML 58Page - ESS Technology,Inc ES9822PRO Datasheet HTML 59Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 126 page
background image
0.3
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
55
ES9822 PRO Product Datasheet
Register 8: I2S/TDM MASTER MODE CONFIG
Bits
[7]
[6]
[5:4]
[3]
[2]
[1]
[0]
Default
1'b0
1'b0
2'd0
1'b0
1'b0
1'b0
1'b0
Bits
Mnemonic
Description
[7]
MASTER_BCK_DIV1
When enabled, master BCK is I2S/TDM master encoding
clock. Otherwise, BCK is less than or equal to (I2S/TDM
master encoding clock)/2 (unless when ENABLE_2X_MODE
or ENABLE_4X_MODE is set).
1'b0: BCK is not I2S/TDM master encoding clock
(default)
1'b1: BCK is I2S/TDM master encoding clock
[6]
MASTER_WS_IDLE
Sets the value of master WS when WS is idle.
1'b0: WS is 0 when idle (default)
1'b1: WS is 1 when idle
[5:4]
MASTER_FRAME_LENGTH
Selects the bit length in each I2S/TDM channel in master
mode.
2'd0: 32 bit (default)
2'd2: 16 bit
others: Reserved
[3]
MASTER_WS_PULSE_MODE
When enabled, master WS is a pulse signal instead of a 50%
duty cycle signal. The pulse width is 1 BCK cycle.
1'b0: 50% duty cycle WS signal (default)
1'b1: Pulse WS signal
[2]
MASTER_BCK_INVERT
Inverts master BCK.
1'b0: Non-inverted (default)
1'b1: Inverted
[1]
MASTER_WS_INVERT
Inverts master WS.
1'b0: Non-inverted (default)
1'b1: Inverted
[0]
MASTER_MODE_ENABLE
Enables I2S/TDM master mode and generates master BCK
and master WS.
1'b0: Disabled (default)
1'b1: Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com