전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8510GEDS/V 데이터시트(PDF) 48 Page - Wolfson Microelectronics plc

부품명 WM8510GEDS/V
상세설명  Mono CODEC with Speaker Driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8510GEDS/V 데이터시트(HTML) 48 Page - Wolfson Microelectronics plc

Back Button WM8510GEDS/V Datasheet HTML 44Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 45Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 46Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 47Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 48Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 49Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 50Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 51Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 52Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 81 page
background image
WM8510
Production Data
w
PD Rev 4.1 December 2006
48
Figure 26 Right Justified Audio Interface (assuming n-bit word length)
In I
2S mode, the MSB is available on the second rising edge of BCLK following a FRAME transition.
The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK
frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and
the MSB of the next.
Figure 27 I
2S Audio Interface (assuming n-bit word length)
In DSP/PCM mode, the left channel MSB is available on the 2
nd (mode A) rising edge of BCLK
(selectable by FRAMEP) following a rising edge of FRAME. Right channel data immediately follows
left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused
BCLK cycles between the LSB of the right channel data and the next sample.
Figure 28 DSP/PCM Mode Audio Interface (mode A)
When using ADCLRSWAP = 1 or DACLRSWAP = 1 in DSP/PCM mode, the data will appear in the
Right Phase of the FRAME, which will be 16/20/24/32 bits after the FRAME pulse.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com