전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8510GEDS/V 데이터시트(PDF) 66 Page - Wolfson Microelectronics plc

부품명 WM8510GEDS/V
상세설명  Mono CODEC with Speaker Driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8510GEDS/V 데이터시트(HTML) 66 Page - Wolfson Microelectronics plc

Back Button WM8510GEDS/V Datasheet HTML 62Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 63Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 64Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 65Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 66Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 67Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 70Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 81 page
background image
WM8510
Production Data
w
PD Rev 4.1 December 2006
66
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
0
LOOPBACK
0
Digital loopback function
0=No loopback
1=Loopback enabled, ADC data output is fed directly
into DAC data input.
Digital Audio
Interfaces
8
CLKSEL
1
Controls the source of the clock for all internal
operation:
0=MCLK
1=PLL output
Digital Audio
Interfaces
7:5
MCLKDIV
010
Sets the scaling for either the MCLK or PLL clock
output (under control of CLKSEL)
000=divide by 1
001=divide by 1.5
010=divide by 2
011=divide by 3
100=divide by 4
101=divide by 6
110=divide by 8
111=divide by 12
Digital Audio
Interfaces
4:2
BCLKDIV
000
Configures the BCLK and FRAME output frequency,
for use when the chip is master over BCLK.
000=divide by 1 (BCLK=MCLK)
001=divide by 2 (BCLK=MCLK/2)
010=divide by 4
011=divide by 8
100=divide by 16
101=divide by 32
110=reserved
111=reserved
Digital Audio
Interfaces
1
0
Reserved
6 (06h)
0
MS
0
Sets the chip to be master over FRAME and BCLK
0=BCLK and FRAME clock are inputs
1=BCLK and FRAME clock are outputs generated by
the WM8510 (MASTER)
Digital Audio
Interfaces
8:4
00000
Reserved
3:1
SR
000
Approximate sample rate (configures the coefficients
for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Audio Sample
Rates
7 (07h)
0
SLOWCLKEN
0
Slow clock enable. Used for both the jack insert
detect debounce circuit and the zero cross timeout.
0 = slow clock disabled
1 = slow clock enabled
Audio Sample
Rates
8:6
000
Reserved
8 (08h)
5:4
OPCLKDIV
00
PLL Output clock division ratio
00=divide by 1
01=divide by 2
10=divide by 3
11=divide by 4
General
Purpose Input
Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com