전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8510GEDS/V 데이터시트(PDF) 72 Page - Wolfson Microelectronics plc

부품명 WM8510GEDS/V
상세설명  Mono CODEC with Speaker Driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8510GEDS/V 데이터시트(HTML) 72 Page - Wolfson Microelectronics plc

Back Button WM8510GEDS/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 70Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 72Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 73Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 74Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 75Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 76Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 81 page
background image
WM8510
Production Data
w
PD Rev 4.1 December 2006
72
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
8
MBVSEL
0
Microphone Bias Voltage Control
0 = 0.9 * AVDD
1 = 0.75 * AVDD
Input Signal
Path
7:4
0000
Reserved
3
MIC2MODE
0
Auxiliary Input Mode
0 = inverting buffer
1 = mixer (on-chip input resistor bypassed)
Input Signal
Path
2
MIC2_2INPP
GA
0
Select AUX amplifier output as input PGA signal
source.
0=AUX not connected to input PGA
1=AUX connected to input PGA amplifier negative
terminal.
Input Signal
Path
1
MICN2INPPGA
1
Connect MICN to input PGA negative terminal.
0=MICN not connected to input PGA
1=MICN connected to input PGA amplifier negative
terminal.
Input Signal
Path
44 (2Ch)
0
MICP2INPPGA
1
Connect input PGA amplifier positive terminal to MICP
or VMID.
0 = input PGA amplifier positive terminal connected to
VMID
1 = input PGA amplifier positive terminal connected to
MICP through variable resistor string
Input Signal
Path
8
0
Reserved
7
INPPGAZC
0
Input PGA zero cross enable:
0=Update gain when gain register changes
1=Update gain on 1
st zero cross after gain register
write.
Input Signal
Path
6
INPPGAMUTE
0
Mute control for input PGA:
0=Input PGA not muted, normal operation
1=Input PGA muted (and disconnected from the
following input BOOST stage).
Input Signal
Path
45 (2Dh)
5:0
INPPGAVOL
010000
Input PGA volume
000000 = -12dB
000001 = -11.25db
.
010000 = 0dB
.
111111 = 35.25dB
Input Signal
Path
8
PGABOOST
1
Input Boost
0 = PGA output has +0dB gain through input BOOST
stage.
1 = PGA output has +20dB gain through input BOOST
stage.
Input Signal
Path
7
0
Reserved
6:4
MICP2BOOST
VOL
000
Controls the MICP pin to the input boost stage (NB,
when using this path set MICP2INPPGA=0):
000=Path disabled (disconnected)
001=-12dB gain through boost stage
010=-9dB gain through boost stage
…
111=+6dB gain through boost stage
Input Signal
Path
47 (2Fh)
3
0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com