AT83SND2CMP3B datasheet(113/241 Pages) ATMEL

113 / 241 page

113

4341F–MP3–03/06

AT8xC51SND2C/MP3B

16.6.4

Bulk/Interrupt IN Transactions in Ping-pong Mode

Figure 16-12.

Bulk/Interrupt IN transactions in Ping-pong mode

An endpoint should be first enabled and configured before being able to send Bulk or Interrupt

packets.

The firmware should fill the FIFO bank 0 with the data to be sent and set the TXRDY bit in the

UEPSTAX register to allow the USB controller to send the data stored in FIFO at the next IN

request concerning the endpoint. The FIFO banks are automatically switched, and the firmware

can immediately write into the endpoint FIFO bank 1.

When the IN packet concerning the bank 0 has been sent and acknowledged by the Host, the

TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware

should clear the TXCMPL bit before filling the endpoint FIFO bank 0 with new data. The FIFO

banks are then automatically switched.

When the IN packet concerning the bank 1 has been sent and acknowledged by the Host, the

TXCMPL bit is set by the USB controller. This triggers a USB interrupt if enabled. The firmware

should clear the TXCMPL bit before filling the endpoint FIFO bank 1 with new data.

The bank switch is performed by the USB controller each time the TXRDY bit is set by the firm-

ware. Until the TXRDY bit has been set by the firmware for an endpoint bank, the USB controller

will answer a NAK handshake for each IN requests concerning this bank.

Note that in the example above, the firmware clears the Transmit Complete bit (TXCBulk-out-

MPL) before setting the Transmit Ready bit (TXRDY). This is done in order to avoid the firmware

to clear at the same time the TXCMPL bit for for bank 0 and the bank 1.

The firmware should never write more Bytes than supported by the endpoint FIFO.

DATA0 (n Bytes)

ACK

HOST

UFI

C51

Endpoint FIFO bank 0 - Write Byte 1

NACK

TXCMPL

Endpoint FIFO bank 0 - Write Byte 2

Endpoint FIFO bank 0 - Write Byte n

Set TXRDY

Endpoint FIFO bank 1 - Write Byte 1

Endpoint FIFO bank 1 - Write Byte 2

Endpoint FIFO bank 1 - Write Byte m

Set TXRDY

DATA1 (m Bytes)

ACK

Endpoint FIFO bank 0 - Write Byte 1

Endpoint FIFO bank 0 - Write Byte 2

Endpoint FIFO bank 0 - Write Byte p

Set TXRDY

Clear TXCMPL

DATA0 (p Bytes)

ACK

TXCMPL

Clear TXCMPL

Endpoint FIFO bank 1 - Write Byte 1

AT83SND2CMP3B 데이터시트(PDF) 113 Page - ATMEL Corporation

AT83SND2CMP3B 데이터시트(HTML) 113 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL