UJA1069 datasheet(11/64 Pages) PHILIPS

11 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

11 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

When an interrupt event occurs the application software has to read the Interrupt register

within tRSTN(INT). Otherwise a fail-safe system reset is forced and Start-up mode will be

entered. If the application has read out the Interrupt register within the speciﬁed time, it

can decide whether to switch into Normal mode via an SPI access or to stay in Standby

mode.

The following operations are possible from Standby mode:

• Cyclic wake-up by the watchdog via an interrupt signal to the microcontroller (the

microcontroller is triggered periodically and checked for the correct response)

• Cyclic wake-up by the watchdog via a reset signal (a reset is performed periodically;

the SBC provides information about the reset source to allow different start

sequences after reset)

• Wake-up by activity on the LIN-bus via an interrupt signal to the microcontroller

• Wake-up by bus activity on the LIN-bus via a reset signal

• Wake-up by increasing the microcontroller supply current without a reset signal

(where a stable supply is needed for the microcontroller RAM contents to remain valid

and wake-up from an external application not connected to the SBC)

• Wake-up by increasing the microcontroller supply current with a reset signal

• Wake-up due to a falling edge at pin WAKE forcing an interrupt to the microcontroller

• Wake-up due to a falling edge at pin WAKE forcing a reset signal

6.2.6 Sleep mode

In Sleep mode the microcontroller power supply (V1) and the INH/LIMP controlled

external supplies are switched off entirely, resulting in minimum system power

consumption. In this mode, the watchdog runs in Time-out mode or is completely off.

Entering Sleep mode results in an immediate LOW level on pin RSTN, thus stopping any

operation of the microcontroller. The INH/LIMP output is ﬂoating in parallel and pin V1 is

disabled. It is also possible for V3 to be ON, OFF or in Cyclic mode to supply external

wake-up switches.

If the watchdog is not disabled in software, it will continue to run and force a system reset

upon overﬂow of the programmed period time. The SBC enters Start-up mode and pin V1

becomes active again. This behavior can be used for a cyclic wake-up from Sleep mode.

Depending on the application, the following operations can be selected from Sleep mode:

• Cyclic wake-up by the watchdog (only in Time-out mode); a reset is performed

periodically, the SBC provides information about the reset source to allow different

start sequences after reset

• Wake-up by activity on the LIN-bus or falling edge at pin WAKE

• An overload on V3, only if V3 is in a cyclic or in continuously ON mode

6.2.7 Flash mode

Flash mode can only be entered from Normal mode by entering a speciﬁc Flash mode

entry sequence. This fail-safe control sequence comprises three consecutive write

accesses to the Mode register, within the legal windows of the watchdog, using the

UJA1069 데이터시트(PDF) 11 Page - NXP Semiconductors

UJA1069 데이터시트(HTML) 11 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL