 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UJA1069 데이터시트(PDF) 16 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
UJA1069 데이터시트(HTML) 16 Page - NXP Semiconductors |
|
|
16 / 64 page  UJA1069_2 © NXP B.V. 2007. All rights reserved. Preliminary data sheet Rev. 02 — 5 March 2007 16 of 64 NXP Semiconductors UJA1069 LIN fail-safe system basis chip Pin RSTN is monitored for a continuously clamped LOW situation. Once the SBC pulls pin RSTN HIGH but pin RSTN level remains LOW for longer than tRSTN(CLT), the SBC immediately enters Fail-safe mode since this indicates an application failure. Fig 7. Reset pin behavior Fig 8. Reset timing diagram VRSTN power-up power- down under- voltage missing watchdog access under- voltage spike V1 time time Vrel(UV)(V1) Vdet(UV)(V1) coa054 tRSTNL tRSTNL tRSTNL 001aad181 RSTN externally forced LOW RSTN externally forced LOW time time VRSTN VRSTN tRSTNL tWD(init) tRSTNL tWD(init) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
