 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
IMX7DCEC 데이터시트(PDF) 68 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7DCEC 데이터시트(HTML) 68 Page - NXP Semiconductors |
|
|
68 / 161 page  Electrical characteristics i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023 NXP Semiconductors 68 Figure 26 shows the DDR3 read timing diagram. The timing parameters for this diagram appear in Table 49. Figure 26. DDR3 read cycle 1 To receive the reported setup and hold values, read calibration should be performed in order to locate the DRAM_SDQSx_P in the middle of DRAM_DATAxx window. 2 All measurements are in reference to Vref level. 3 Measurements were done using balanced load and 25 resistor from outputs to VDD_REF. 4.8.4.2 LPDDR3 parameters Figure 27 shows the LPDDR3 basic timing diagram. The timing parameters for this diagram appear in Table 50. Figure 27. LPDDR3 command and address timing diagram Table 49. DDR3 read cycle ID Parameter Symbol CK = 533 MHz Unit Min Max DDR26 Minimum required DRAM_DATAxx valid window width — 510 — ps DRAM_SDCLKx_P DRAM_SDCLKx_N DRAM_SDQSx_P DRAM_DATAxx DATA DATA DATA DATA DATA DATA DATA DATA DDR26 (input) (input) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
