 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
IMX7DCEC 데이터시트(PDF) 71 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7DCEC 데이터시트(HTML) 71 Page - NXP Semiconductors |
|
|
71 / 161 page  Electrical characteristics i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023 NXP Semiconductors 71 4.8.4.3 LPDDR2 parameters Figure 30 shows the LPDDR2 basic timing diagram. The timing parameters for this diagram appear in Table 53. Figure 30. LPDDR2 command and address timing diagram Table 53. LPDDR2 timing parameters1,2 1 All measurements are in reference to Vref level. 2 Measurements were done using balanced load and 25 resistor from outputs to DDR_VREF ID Parameter Symbol CK = 533 MHz Unit Min Max LP1 SDRAM clock high-level width tCH 0.45 0.55 tCK LP2 SDRAM clock low-level width tCL 0.45 0.55 tCK LP3 DRAM_CSx_B, DRAM_SDCKEx setup time tIS 370 — ps LP4 DRAM_CSx_B, DRAM_SDCKEx hold time tIH 370 — ps LP3 DRAM_CAS_B setup time tIS 770 — ps LP4 DRAM_CAS_B hold time tIH 770 — ps DRAM_SDCLKx_P DRAM_CSx_B DRAM_SDCKEx DRAM_CAS_B LP4 LP4 LP3 LP4 LP3 LP2 LP3 LP3 LP1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
