| 전자부품 데이터시트 검색엔진 |
|
PCM1850APJTG4 데이터시트(PDF) 21 Page - Burr-Brown (TI) |
|
|
|
|||||||||||||||||||||||||||||
PCM1850APJTG4 데이터시트(HTML) 21 Page - Burr-Brown (TI) |
|
21 / 32 page ![]() www.ti.com BCK LRCK DOUT t(BCKH) t(BCKL) t(CKLR) t(LRCP) t(BCKP) t(CKDO) t(LRDO) 0.5 VDD 0.5 VDD 0.5 VDD T0018-02 PCM1850A PCM1851A SLES173 – MARCH 2006 SYMBOL PARAMETER MIN TYP MAX UNIT t(BCKP) BCK period 150 1/(64 fS) 1000 ns t(BCKH) BCK pulse duration, HIGH 60 0.5 t(BCKP) 400 ns t(BCKL) BCK pulse duration, LOW 60 0.5 t(BCKP) 400 ns t(CKLR) Delay time, BCK falling edge to LRCK valid –10 20 ns t(LRCP) LRCK period 10 1/fS 60 µs t(CKDO) Delay time, BCK falling edge to DOUT valid –10 20 ns t(LRDO) Delay time, LRCK edge to DOUT valid –10 20 ns tr Rise time of all signals 10 ns tf Fall time of all signals 10 ns NOTE: Timing measurement reference level is 0.5 VDD. Rise and fall times are measured from 10% to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF. Figure 25. Audio Data Interface Timing (Master Mode: LRCK, BCK Work as Outputs) 21 Submit Documentation Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |