| 전자부품 데이터시트 검색엔진 |
|
PCM1850APJTG4 데이터시트(PDF) 26 Page - Burr-Brown (TI) |
|
|
|
|||||||||||||||||||||||||||||
PCM1850APJTG4 데이터시트(HTML) 26 Page - Burr-Brown (TI) |
|
26 / 32 page ![]() www.ti.com TIMING DIAGRAM SDA SCL t(BUF) t(D-SU) t(D-HD) Start t(LOW) t(S-HD) t(SCL-F) t(SCL-R) t(HI) Repeated Start t(RS-SU) t(RS-HD) t(SDA-F) t(SDA-R) t(P-SU) Stop T0050-01 PCM1850A PCM1851A SLES173 – MARCH 2006 SYMBOL PARAMETER MIN MAX UNIT f(SCL) SCL clock frequency 100 kHz t(BUF) Bus free time between STOP and START conditions 4.7 µs t(LOW) Low period of the SCL clock 4.7 µs t(HI) High period of the SCL clock 4 µs t(RS-SU) Setup time for START/repeated START condition 4.7 µs t(S-HD), t(RS-HD) Hold time for START/repeated START condition 4 µs t(D-SU) Data setup time 250 ns t(D-HD) Data hold time 0 900 ns t(SCL-R) Rise time of SCL signal 20 + 0.1 CB 1000 ns t(SCL-F) Fall time of SCL signal 20 + 0.1 CB 1000 ns t(SDA-R) Rise time of SDA signal 20 + 0.1 CB 1000 ns t(SDA-F) Fall time of SDA signal 20 + 0.1 CB 1000 ns t(P-SU) Setup time for STOP condition 4 µs CB Capacitive load for SDA and SCL lines 400 pF VNH Noise margin at HIGH level for each connected device (including hysteresis) 0.2 VDD V Figure 32. PCM1851A Control Interface Timing Requirements 26 Submit Documentation Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |