PCF2131 datasheet(24/85 Pages) NXP

24 / 85 page

NXP Semiconductors

PCF2131

Nano-power highly accurate RTC with integrated quartz crystal

The setting of the PORO mode requires that POR_OVRD in register Control_1 is set logic 1 and that the signals

at the interface pins SDA/CE and SCL are toggled as illustrated in Figure 11. All timings shown are required

minimum.

001aaj326

minimum 2000 ns

minimum 500 ns

8 ms

power up

SCL

reset override

SDA/CE

Figure 11. Power-On Reset Override (PORO) sequence, valid for both I2C-bus and SPI-bus

Once the override mode is entered, the device is immediately released from the reset state and the set-up

operation can commence.

The PORO mode is cleared by writing logic 0 to POR_OVRD. POR_OVRD must be logic 1 before a re-entry

into the override mode is possible. Setting POR_OVRD logic 0 during normal operation has no effect except to

prevent accidental entry into the PORO mode.

7.8 Software Reset register

Bit

Symbol

CPR

CTS

Section

Section 7.8.2

Section 7.8.1

Section 7.8.3

Table 24. Reset - software reset control (address 05h) bit description

• trigger a software reset (SR), 0010 1100 (2Ch) must be sent to register Reset (address 05h). A software reset

also triggers CPR and CTS

• clear prescaler (CPR), 1010 0100 (A4h) must be sent to register Reset (address 05h)

• clear timestamp (CTS), 0010 0101 (25h) must be sent to register Reset (address 05h)

It is possible to combine CPR and CTS by sending 1010 0101 (A5h).

Read of the SR_RESET register will return a fixed pattern of 00100100;

Remark: Any other value sent to this register is ignored.

7.8.1 SR - Software reset

A reset is automatically generated at power-on as Power-On Reset as described in Section 7.7. A reset can

also be initiated with the software reset command.

After software reset, the following mode is entered:

• 32.768 kHz CLKOUT active

• Power-On Reset Override (PORO) unchanged

• OTP not reloaded, OTPR unchanged.

• 24-hour mode is selected

• Battery switch-over function disabled, only one power supply (VDD)

• Temperature compensation enabled

PCF2131

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.0 — 5 October 2023

24 / 85

PCF2131 데이터시트(PDF) 24 Page - NXP Semiconductors

PCF2131 데이터시트(HTML) 24 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

데이터시트 다운로드

링크 URL