| 전자부품 데이터시트 검색엔진 |
|
TSL2521 데이터시트(PDF) 27 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TSL2521 데이터시트(HTML) 27 Page - OSRAM GmbH |
|
27 / 81 page ![]() Page 26 Datasheet, Public Document Feedback [v3-00] 2022-Dec-21 TSL2521 − Register O ver view WTIME Register Figure 28: WTIME Note(s): 1. Return to the Register Map (0x89). ALS Interrupt Low Threshold Registers Figure 29: ALS Interrupt Low Threshold Note(s): 1. Return to the Register Map (0x8A, 0x8B, 0x8C). Addr: 0x89 WTIME Bit Field Reset Type Bit Description 7:0 WTIME 0 R/W Sets the WaitTime between 2 measurements of the modulator or sequencer. WTIME together with MOD_TRIGGER_TIMING (in register 0xAE TRIGGER_ MODE) define the actual time between measurements. WaitTime = MOD_TRIGGER_TIMING x WTIME Default: 0 = 0 x (0+1) no WaitTime Addr Bit Field Reset Type Description 0x8A 7:0 AILT0 0R/W ALS Interrupt Low Threshold The ALS interrupt threshold registers are 24-bit wide. ALS interrupt level detection compares the threshold registers with the data accumulated by the selected modulator. The modulator can be selected via ALS_THRESHOLD_ CHANNEL. If AIEN is asserted and the accumulated data is below AILT for the number of consecutive samples specified in APERS, an interrupt is asserted on the interrupt pin (internally AINT_AILT and AINT are asserted) 0x8B 7:0 AILT1 0R/W 0x8C 7:0 AILT2 0R/W |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |