전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

S12SCIV2/D 데이터시트(PDF) 110 Page - Freescale Semiconductor, Inc

부품명 S12SCIV2/D
상세설명  Device User Guide V01.18
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

S12SCIV2/D 데이터시트(HTML) 110 Page - Freescale Semiconductor, Inc

Back Button S12SCIV2/D Datasheet HTML 106Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 107Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 108Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 109Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 110Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 111Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 112Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 113Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 114Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 130 page
background image
MC9S12H256 Device User Guide — V01.18
The loop bandwidth fC should be chosen to fulfill the Gardner’s stability criteria by at least a factor of 10,
typical values are 50.
ζ = 0.9 ensures a good transient response.
And finally the frequency relationship is defined as
With the above inputs the resistance can be calculated as:
The capacitance Cs can now be calculated as:
The capacitance Cp should be chosen in the range of:
The stabilization delays shown in Table A-15 are dependant on PLL operational settings and external
component selection (e.g. crystal, XFC filter).
A.4.3.2 Jitter Information
The basic functionality of the PLL is shown in Figure A-2. With each transition of the clock fcmp, the
deviation from the reference clock fref is measured and input voltage to the VCO is adjusted
accordingly.The adjustment is done continuously with no abrupt changes in the clock output frequency.
Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock
jitter. This jitter affects the real minimum and maximum clock periods as illustrated in Figure A-3.
f
C
2
ζ f
ref
⋅⋅
πζ
1
ζ
2
+
+


------------------------------------------
1
50
------
f
C
f
ref
450
--------------
ζ 0.9
=
(
)
;
<
<
n
f
VCO
f
ref
-------------
2
synr
1
+
()
==
R
2
π nf
C
⋅⋅ ⋅
KΦ
-----------------------------
=
C
s
2
ζ
2
π f
C R
⋅⋅
----------------------
0.516
f
C R
---------------
ζ 0.9
=
()
;
=
C
s 20
C
p
C
s 10
≤≤
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com