 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DSP56362P 데이터시트(PDF) 43 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 데이터시트(HTML) 43 Page - Freescale Semiconductor, Inc |
|
|
43 / 152 page  External Memory Expansion Port (Port A) DSP56362 Technical Data, Rev. 4 Freescale Semiconductor 3-17 Figure 3-11 SRAM Read Access 118 TA setup before RD or WR deassertion5 0.25 × T C + 2.0 4.5 — 4.1 — ns 119 TA hold after RD or WR deassertion 0 — 0.0 — ns 1 All timings for 100 MHz are measured from 0.5 Vcc to .05 Vcc 2 WS is the number of wait states specified in the BCR. 3 Timings 100, 107 are guaranteed by design, not tested. 4 Timing 110, 111, and 112, are not specified for 100 MHz. 5 In the case of TA negation: timing 118 is relative to the deassertion edge of RD or WR were TA to remain active. Table 3-8 SRAM Read and Write Accesses 100 and 120 MHz1 (continued) No. Characteristics Symbol Expression2 100 MHz 120 MHz Unit Min Max Min Max A0–A17 RD WR D0–D23 AA0–AA3 115 105 106 113 104 116 117 100 AA0468 TA 119 Data In 118 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
