전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362P 데이터시트(PDF) 86 Page - Freescale Semiconductor, Inc

부품명 DSP56362P
상세설명  24-Bit Audio Digital Signal Processor
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56362P 데이터시트(HTML) 86 Page - Freescale Semiconductor, Inc

Back Button DSP56362P Datasheet HTML 82Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 83Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 84Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 85Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 86Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 87Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 88Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 89Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 90Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 152 page
background image
Serial Host Interface (SHI) I2C Protocol Timing
DSP56362 Technical Data, Rev. 4
3-60
Freescale Semiconductor
3.13.1
Programming the Serial Clock
The programmed serial clock cycle, TI
2
CCP, is specified by the value of the HDM[5:0] and HRS bits of
the HCKR (SHI clock control register).
The expression for TI
2
CCP is
where:
HRS is the prescaler rate select bit.
When HRS is cleared, the fixed divide-by-eight prescaler is operational.
When HRS is set, the prescaler is bypassed.
HDM[7:0] are the divider modulus select bits.
A divide ratio from 1 to 64 (HDM[5:0] = 0 to $3F) may be selected.
In I2C mode, the user may select a value for the programmed serial clock cycle from
to
The programmed serial clock cycle (TI2CCP), SCL rise time (TR), and the filters selected should be chosen
in order to achieve the desired SCL frequency, as shown in Table 3-23
187
Last SCL edge to HREQ output not
deasserted
Filters bypassed
Narrow filters enabled
Wide filters enabled
TAS;RQO
2
× T
C + 30
2
× T
C + 80
2
× T
C + 135
50
100
155
50
100
155
ns
188
HREQ in assertion to first SCL edge
Filters bypassed
Narrow filters enabled
Wide filters enabled
TAS;RQI
0.5
× T
I2CCP
0.5
× T
C - 21
4327
4282
4238
927
882
838
ns
Note: RP (min) = 1.5 k¾
Table 3-22 SHI I2C Protocol Timing (continued)
Standard I2C*
No.
Characteristics
Symbol/
Expression
Standard
Fast-Mode
Unit
Min
Max
Min
Max
T
I
2CCP
TC 2
×
HDM 7 0
:
[] 1
+
()
×
71
(
HRS
) 1
+
×
()
×
[]
=
6TC if HDM 5 0
:
[]
02 and HRS
$
1
==
()
×
4096 TC if HDM 7 0
:
[]
FF and HRS
$
0
==
()
×



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com