IA186EM-PQF100I-R datasheet(24/133 Pages) INNOVASIC

24 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

Reserved (bits 15-7) – Reserved – Set to 0.

TEMT (bit 6) – Transmitter Empty. When both the transmit shift register and the transmit register are

empty, this bit is set indicating to software that it is safe to disable the transmitter.

This bit is read-only.

THRE (bit 5) – Transmit Holding Register Empty. When this bit is 1, the corresponding transmit

holding register is ready to accept data. This is a read-only bit.

RDR (bit 4) – Receive Data Ready. When this bit is 1, the respective SPRD register contains valid

data. This is a read/write bit and can be reset only by reading the corresponding Receive register.

BRKI (bit 3) –Break Interrupt. This bit indicates that a break has been received when this bit is set to

1 and causes a serial port interrupt request.

NOTE: This bit should be reset by software.

FER (bit 2) – Framing Error Detected. When the receiver samples the rxd line as low when a stop bit

is expected (line high) a framing error is generated setting this bit.

NOTE: This bit should be reset by software.

PER (bit 1) - Parity Error Detected. When a parity error is detected in either mode 1 or 3, this bit is

set.

NOTE: This bit should be reset by software.

OER (bit 0) – Overrun Error Detected. When new data overwrites valid data in the receive register

(because it hasn’t been read) an overrun error is detected setting this bit.

NOTE: This bit should be reset by software.

SPCT (080h) - Serial Port ConTrol Register.

This register controls both transmit and receive parts of the serial port.

The value of the SPCT register is 0000h at reset.

15 14 13 12

Reserved

LOOP

BRK

VAL

PMODE

WLGN

STP

TMODE

RSIE

RMODE

Reserved (bits 15-12) – Reserved. Set to 0.

TXIE (bit 11) – Transmitter Ready Interrupt Enable. This bit enables the generation of an interrupt

requests whenever the transmit holding register is empty (THRE bit 1). The respective port does not

generate interrupts when this bit is 0. Interrupts continue to be generated as long as THRE and the

TXIE are 1.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA186EM-PQF100I-R 데이터시트(PDF) 24 Page - InnovASIC, Inc

IA186EM-PQF100I-R 데이터시트(HTML) 24 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL