| 전자부품 데이터시트 검색엔진 |
|
ST7LITE49M 데이터시트(PDF) 159 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49M 데이터시트(HTML) 159 Page - STMicroelectronics |
|
159 / 188 page ![]() ST7LITE49M Electrical characteristics 159/188 Static and dynamic latch-up ● LU: 3 complementary static tests are required on 6 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181. Table 88. Electrical sensitivities Symbol Parameter Conditions Class LU Static latch-up class TA = +125 °C A DLU Dynamic latch-up class VDD = 5.5 V, fOSC = 4 MHz, TA = +125 °C A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |