CLRC63201TSLASH0FE datasheet(118/163 Pages) PHILIPS

118 / 163 page

Philips Semiconductors

Product Specification Rev. 3.0; May 2003

Multiple Protocol Contactless Reader IC

CL RC632

118

Confidential

If TxLastBits is unequal zero the last byte is not transmitted completely, but only the number of bits set in

TxLastBits are transmitted (starting with the least significant bit).

Thus, the internal state machine has to check the FIFO status at an earlier point in time (shown in the figure

below).

Since TxLastBits = 4 in this example, transmission stops after Bit 3 is transmitted. If configured, the frame is

completed with an EOF.

The figure above also shows a write access to the FIFOData Register right before the FIFO’s status is

checked. This leads to ‘FIFO empty’ going to 0 again and therefore ‘Accept Further Data’ stays active. The

new byte written is transmitted via the RF-interface.

‘Accept Further Data’ is changed only by the ‘Check FIFO empty’ function. This function verifies ‘FIFO empty’

one bit duration before the last expected bit transmission.

Frame Definition

Verification at:

8 Bit with Parity

th Bit

8 Bit without Parity

th Bit

x Bit without Parity

(x-1)

th Bit

FIFO Length

FIFO empty

0x01

0x00

TxLastBits = 4

TxLastBits

Bit0

Bit7 Bit0

TxData

Check FIFO empty

Accept Further Data

Bit7

Bit3 Bit4

N_WR (FIFO Data)

0x00

0x01

Bit3

Bit4

Figure 18-3: Timing for Transmitting Bit Oriented Frames

CLRC63201T/0FE 데이터시트(PDF) 118 Page - NXP Semiconductors

CLRC63201T/0FE 데이터시트(HTML) 118 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL