| 전자부품 데이터시트 검색엔진 |
|
H838024R 데이터시트(PDF) 19 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838024R 데이터시트(HTML) 19 Page - Renesas Technology Corp |
|
19 / 697 page ![]() Rev. 7.00 Mar 10, 2005 page xix of xlii Item Page Revision (See Manual for Details) 10.2.8 Bit Rate Register (BRR) Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode) 350 Table amended Setting OSC (MHz) φφφφ (MHz) Maximum Bit Rate (bit/s) n N 0.0384* 0.0192 600 0 0 2 1 31250 0 0 2.4576 1.2288 38400 0 0 4 2 62500 0 0 10 5 156250 0 0 16 8 250000 0 0 20 10 312500 0 0 10.2.8 Bit Rate Register (BRR) Table 10.6 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (2) 352 Table amended φ 10 MHz Bit Rate (bit/s) n N Error 200 0 12499 0 250 2 624 0 300 0 8332 0 500 0 4999 0 1K 0 2499 0 2.5K 0 999 0 5K 0 499 0 10K 0 249 0 25K 0 99 0 50K 0 49 0 100K 0 24 0 250K 0 9 0 500K 0 4 0 1M — — — Notes amended Notes: The value set in BRR is given by the following equation: φ N = (4 • 2 2n • B) – 1 where B: Bit rate (bit/s) N: Baud rate generator BRR setting (0 ≤ N ≤ 255) φ: System clock frequency n: Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.7.) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |