| 전자부품 데이터시트 검색엔진 |
|
CS5341 데이터시트(PDF) 11 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5341 데이터시트(HTML) 11 Page - Cirrus Logic |
|
11 / 22 page ![]() DS564F1 11 CS5341 SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT (Logic "0" = GND = 0 V; Logic "1" = VL, CL = 20 pF) 11. For a description of speed modes, please refer to Table 1 on page 15. Parameter Symbol Min Typ Max Unit MCLK Specifications MCLK Period tclkw 39 - 45 ns 78 - 1953 ns MCLK Pulse Duty Cycle 40 - 60 % Master Mode SCLK falling to LRCK Single-Speed tmslr -20 - 20 ns Double-Speed -20 - 20 ns Quad-Speed -8 - 8 ns SCLK falling to SDOUT valid. tsdo - - 32 ns SCLK Duty Cycle. Single-Speed - 50 - % Double-Speed -50- % Quad-Speed -33- % Slave Mode Single-Speed (Note 11) LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 156 - - ns SCLK Duty Cycle 45 50 55 % SDOUT valid before SCLK rising tstp 10 - - ns SDOUT valid after SCLK rising thld 5- - ns SCLK falling to LRCK edge tslrd -20 - 20 ns Double-Speed (Note 11) LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 156 - - ns SCLK Duty Cycle 45 50 55 % SDOUT valid before SCLK rising tstp 10 - - ns SDOUT valid after SCLK rising thld 5- - ns SCLK falling to LRCK edge. tslrd -20 - 20 ns Quad-Speed (Note 11) LRCK Duty Cycle 40 50 60 % SCLK Period tsclkw 78 - - ns SCLK Duty Cycle 29.7 33 50 % SDOUT valid before SCLK rising tstp 10 - - ns SDOUT valid after SCLK rising thld 5- - ns SCLK falling to LRCK edge. tslrd -8 - 8 ns |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |