PM7344 datasheet(90/293 Pages) PMC

90 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

Registers 002H, 102H, 202H and 302H: Datalink Options

Bit

Type

Function

Default

Bit 7

R/W

RXDMASIG

Bit 6

Unused

Bit 5

R/W

TXDMASIG

Bit 4

Unused

Bit 3

R/W

RDLINTE

Bit 2

R/W

RDLEOME

Bit 1

R/W

TDLINTE

Bit 0

R/W

TDLUDRE

These registers allow software to configure the datalink options of each T1 or E1

interface.

RXDMASIG:

The RXDMASIG bit selects the internal HDLC receiver (RFDL) data-received

interrupt (INT) and end-of-message (EOM) signals to be output on the

RDLINT[x] and RDLEOM[x] pins. When RXDMASIG is set to logic 1, the

RDLINT[x] and RDLEOM[x] output pins can be used by a DMA controller to

process the datalink. When RXDMASIG is set to logic 0, the RFDL INT and

EOM signals are no longer available to a DMA controller; the signals on

RDLINT[x] and RDLEOM[x] become the extracted datalink data and clock,

RDLSIG[x] and RDLCLK[x]. In this mode, the data stream available on the

RDLSIG[x] output corresponds to the extracted facility datalink for T1-ESF, or

to the extracted timeslot 0 National bits or timeslot 16 for E1.

TXDMASIG:

The TXDMASIG bit selects the internal HDLC transmitter (XFDL) request for

service interrupt (INT) and data underrun (UDR) signals to be output on the

TDLINT[x] and TDLUDR[x] pins. When TXDMASIG is set to logic 1, the

TDLINT[x] and TDLUDR[x] output pins can be used by a DMA controller to

service the datalink. When TXDMASIG is set to logic 0, the XFDL INT and

UDR signals are no longer available to a DMA controller; the signals on

TDLINT[x] and TDLUDR[x] become the serial datalink data input and clock,

TDLSIG[x] and TDLCLK[x]. In this mode an external controller is responsible

for formatting the data stream presented on the TDLSIG[x] input to

correspond to the facility datalink in T1-ESF, or to the extracted timeslot 0

National bits or timeslot 16 for E1.

PM7344 데이터시트(PDF) 90 Page - PMC-Sierra, Inc

PM7344 데이터시트(HTML) 90 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL