PM7344 datasheet(91/293 Pages) PMC

91 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

RDLINTE:

The RDLINTE bit enables the RFDL received-data interrupt to also generate

an interrupt on the microprocessor interrupt, INTB. This allows a single

microprocessor to service the RFDL without needing to interface to the DMA

control signals. When RDLINTE is set to logic 1, an event causing an

interrupt in the RFDL (which is visible on the RDLINT[x] output pin when

RXDMASIG is logic 1) also causes an interrupt to be generated on the INTB

output. When RDLINTE is set to logic 0, an interrupt event in the RFDL does

not cause an interrupt on INTB.

RDLEOME:

The RDLEOME bit enables the RFDL end-of-message interrupt to also

generate an interrupt on the microprocessor interrupt, INTB. This allows a

single microprocessor to service the RFDL without needing to interface to the

DMA control signals. When RDLEOME is set to logic 1, an end-of-message

event causing an EOM interrupt in the RFDL (which is visible on the

RDLEOM[x] output pin when RXDMASIG is logic 1) also causes an interrupt

to be generated on the INTB output. When RDLEOME is set to logic 0, an

EOM interrupt event in the RFDL does not cause an interrupt on INTB.

NOTE: within the RFDL, an end-of-message event causes an interrupt on

both the EOM and INT RFDL interrupt outputs. See the Operation section for

further details on using the RFDL.

TDLINTE:

The TDLINTE bit enables the XFDL request for service interrupt to also

generate an interrupt on the microprocessor interrupt, INTB. This allows a

single microprocessor to service the XFDL without needing to interface to the

DMA control signals. When TDLINTE is set to logic 1, an request for service

interrupt event in the XFDL (which is visible on the TDLINT[x] output pin

when TXDMASIG is logic 1) also causes an interrupt to be generated on the

INTB output. When TDLINTE is set to logic 0, an interrupt event in the XFDL

does not cause an interrupt on INTB.

TDLUDRE:

The TDLUDRE bit enables the XFDL transmit data underrun interrupt to also

generate an interrupt on the microprocessor interrupt, INTB. This allows a

single microprocessor to service the XFDL without needing to interface to the

DMA control signals. When TDLUDRE is set to logic 1, an underrun event

causing an interrupt in the XFDL (which is visible on the TDLUDR[x] output

pin when TXDMASIG is logic 1) also causes an interrupt to be generated on

the INTB output. When TDLUDRE is set to logic 0, an underrun event in the

XFDL does not cause an interrupt on INTB.

PM7344 데이터시트(PDF) 91 Page - PMC-Sierra, Inc

PM7344 데이터시트(HTML) 91 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL