전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM7367 데이터시트(PDF) 30 Page - PMC-Sierra, Inc

부품명 PM7367
상세설명  FRAME ENGINE AND DATA LINK MANAGER
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7367 데이터시트(HTML) 30 Page - PMC-Sierra, Inc

Back Button PM7367 Datasheet HTML 26Page - PMC-Sierra, Inc PM7367 Datasheet HTML 27Page - PMC-Sierra, Inc PM7367 Datasheet HTML 28Page - PMC-Sierra, Inc PM7367 Datasheet HTML 29Page - PMC-Sierra, Inc PM7367 Datasheet HTML 30Page - PMC-Sierra, Inc PM7367 Datasheet HTML 31Page - PMC-Sierra, Inc PM7367 Datasheet HTML 32Page - PMC-Sierra, Inc PM7367 Datasheet HTML 33Page - PMC-Sierra, Inc PM7367 Datasheet HTML 34Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 323 page
background image
PM7367 FREEDM-32P32
DATA SHEET
PMC-1991499
ISSUE 2
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
16
Pin Name
Type
Pin
No.
Function
PAR
I/O
M19
The parity signal (PAR) indicates the parity of
the AD[31:0] and C/BEB[3:0] buses. Even
parity is calculated over all 36 signals in the
buses regardless of whether any or all the bytes
on the AD[31:0] are valid. PAR always reports
the parity of the previous PCICLK cycle. Parity
errors detected by the FREEDM-32P32 are
indicated on output PERRB and in the
FREEDM-32P32 Interrupt Status register.
When the FREEDM-32P32 is the initiator, PAR
is an output for writes and an input for reads.
When the FREEDM-32P32 is the target, PAR is
an input for writes and an output for reads.
When the FREEDM-32P32 is not involved in
the current transaction, PAR is tri-stated.
As an output signal, PAR is updated on the
rising edge of PCICLK. As an input signal, PAR
is sampled on the rising edge of PCICLK.
FRAMEB
I/O
K17
The active low cycle frame signal (FRAMEB)
identifies a transaction cycle. When FRAMEB
transitions low, the start of a bus transaction is
indicated. FRAMEB remains low to define the
duration of the cycle. When FRAMEB
transitions high, the last data phase of the
current transaction is indicated.
When the FREEDM-32P32 is the initiator,
FRAMEB is an output.
When the FREEDM-32P32 is the target,
FRAMEB is an input.
When the FREEDM-32P32 is not involved in
the current transaction, FRAMEB is tri-stated.
As an output signal, FRAMEB is updated on the
rising edge of PCICLK. As an input signal,
FRAMEB is sampled on the rising edge of
PCICLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com