전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM7367 데이터시트(PDF) 36 Page - PMC-Sierra, Inc

부품명 PM7367
상세설명  FRAME ENGINE AND DATA LINK MANAGER
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7367 데이터시트(HTML) 36 Page - PMC-Sierra, Inc

Back Button PM7367 Datasheet HTML 32Page - PMC-Sierra, Inc PM7367 Datasheet HTML 33Page - PMC-Sierra, Inc PM7367 Datasheet HTML 34Page - PMC-Sierra, Inc PM7367 Datasheet HTML 35Page - PMC-Sierra, Inc PM7367 Datasheet HTML 36Page - PMC-Sierra, Inc PM7367 Datasheet HTML 37Page - PMC-Sierra, Inc PM7367 Datasheet HTML 38Page - PMC-Sierra, Inc PM7367 Datasheet HTML 39Page - PMC-Sierra, Inc PM7367 Datasheet HTML 40Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 323 page
background image
PM7367 FREEDM-32P32
DATA SHEET
PMC-1991499
ISSUE 2
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
22
Pin Name
Type
Pin
No.
Function
PERRB
I/O
L19
The active low parity error signal (PERRB)
indicates a parity error over the AD[31:0] and
C/BEB[3:0] buses. Parity error is signalled
when even parity calculations do not match the
PAR signal. PERRB is set low at the cycle
immediately following an offending PAR cycle.
PERRB is set high when no parity error is
detected.
PERRB is enabled by setting the PERREN bit in
the Control/Status register in the PCI
Configuration registers space. Regardless of
the setting of PERREN, parity errors are always
reported by the PERR bit in the Control/Status
register in the PCI Configuration registers
space.
PERRB is updated on the rising edge of
PCICLK.
SERRB
OD
Output
M20
The active low system error signal (SERRB)
indicates an address parity error. Address parity
errors are detected when the even parity
calculations during the address phase do not
match the PAR signal. When the FREEDM-
32P32 detects a system error, SERRB is set low
for one PCICLK period.
SERRB is enabled by setting the SERREN bit in
the Control/Status register in the PCI
Configuration registers space. Regardless of
the setting of SERREN, parity errors are always
reported by the SERR bit in the Control/Status
register in the PCI Configuration registers
space.
SERRB is an open drain output and is updated
on the rising edge of PCICLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com