PM7367 datasheet(315/323 Pages) PMC

315 / 323 page

PM7367 FREEDM-32P32

DATA SHEET

PMC-1991499

ISSUE 2

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE

301

FREEDM-32P32 TIMING CHARACTERISTICS

(TA = -40°C to +85°C, VDD = 3.3 V ±10%, VBIAS = 5.0V ±10%)

Table 32 – FREEDM-32P32 Link Input (Figure 38, Figure 39)

Symbol

Description

Min

Max

Units

RCLK[31:0] Frequency (See Note 3) 1.542

1.546

MHz

RCLK[31:0] Frequency (See Note 4) 2.046

2.05

MHz

RCLK[2:0] Frequency (See Note 5)

MHz

RCLK[31:3] Frequency (See Note 5)

MHz

RCLK[31:0] Duty Cycle

SYSCLK Frequency

MHz

SYSCLK Duty Cycle

tSRD

RD[31:3] Set-Up Time

tHRD

RD[31:3] Hold Time

tSRD

RD[2:0] Set-Up Time

tHRD

RD[2:0] Hold Time

tSTBD

TBD Set-Up Time (See Note 6)

tHTBD

TBD Hold Time

Notes on Input Timing:

1. When a set-up time is specified between an input and a clock, the set-up

time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4

Volt point of the clock.

2. When a hold time is specified between an input and a clock, the hold time is

the time in nanoseconds from the 1.4 Volt point of the clock to the 1.4 Volt

point of the input.

3. Applicable only to channelised T1 links and measured between framing bits.

4. Applicable only to channelised E1 links and measured between framing

bytes.

PM7367 데이터시트(PDF) 315 Page - PMC-Sierra, Inc

PM7367 데이터시트(HTML) 315 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL