| 전자부품 데이터시트 검색엔진 |
|
EL7158 데이터시트(PDF) 3 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
EL7158 데이터시트(HTML) 3 Page - Intersil Corporation |
|
3 / 9 page ![]() 3 FN7349.2 May 14, 2007 Electrical Specifications VS+ = +12V, VH = +1.2V, VL = 0V, VS- = 0V, TA = +25°C, unless otherwise specified. (Continued) PARAMETER DESCRIPTION CONDITION MIN TYP MAX UNIT INPUT VIH Logic ‘1’ Input Voltage 2.0 V IIH Logic ‘1’ Input Current VIH = VS+0.1 10 µA VIL Logic ‘0’ Input Voltage 0.8 V IIL Logic ‘0’ Input Current VIL = 0V 0.1 10 µA CIN Input Capacitance 3.5 pF RIN Input Resistance 50 M Ω OUTPUT ROVH ON-Resistance VH to OUT IOUT = -500mA 0.5 1 Ω ROVL ON-Resistance VL to OUT IOUT = +500mA 0.5 1 Ω IOUT Output Leakage Current OE = 0V, OUT = VH/VL 0.1 10 µA IPK Peak Output Current (linear resistive operation) Source 1.2 A Sink 1.2 A IDC Continuous Output Current Source/Sink 500 mA POWER SUPPLY IS Power Supply Current Inputs = VS+1 2.5 mA VH Off Leakage at VH and VL VH, VL = 0V 4 10 µA SWITCHING CHARACTERISTICS tR Rise Time CL = 2000pF 11 ns tF Fall Time CL = 2000pF 11 ns tRFΔ tR, tF Mismatch CL = 2000pF 0 ns td-1 Turn-Off Delay Time CL = 2000pF 20.5 ns td-2 Turn-On Delay Time CL = 2000pF 20.0 ns tdΔ td-1-td-2 Mismatch CL = 2000pF 0.5 ns td-3 Three-State Delay Enable 20 ns td-4 Three-State Delay Disable 20 ns SR+ VOUT+ Slew Rate RLOAD = 6Ω 80 V/µs SR- VOUT- Slew Rate RLOAD = 6Ω 80 V/µs EL7158 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |