전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TDA4VEN...Q1 데이터시트(PDF) 136 Page - Texas Instruments

부품명 TDA4VEN...Q1
상세설명  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TDA4VEN...Q1 데이터시트(HTML) 136 Page - Texas Instruments

Back Button TDA4VEN...Q1 Datasheet HTML 132Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 133Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 134Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 135Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 136Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 137Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 138Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 139Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 140Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 236 page
background image
6.9.5.9 Emulation and Debug
For more details about features and additional description information on the device Trace and JTAG interfaces,
see the corresponding subsections within Signal Descriptions and Detailed Description sections.
6.9.5.9.1 Trace
Table 6-50. Trace Timing Conditions
PARAMETER
MIN
MAX
UNIT
OUTPUT CONDITIONS
CL
Output load capacitance
2
5
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch)
Propagation delay mismatch across all traces
200
ps
Table 6-51. Trace Switching Characteristics
NO.
PARAMETER
MIN
MAX
UNIT
1.8V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
6.83
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
2.66
ns
DBTR3
tw(TRC_CLKL)
Pulse width, TRC_CLK low
2.66
ns
DBTR4
tosu(TRC_DATAV-
TRC_CLK)
Output setup time, TRC_DATA valid to TRC_CLK edge
0.85
ns
DBTR5
toh(TRC_CLK-TRC_DATAI) Output hold time, TRC_CLK edge to TRC_DATA invalid
0.85
ns
DBTR6
tosu(TRC_CTLV-TRC_CLK) Output setup time, TRC_CTL valid to TRC_CLK edge
0.85
ns
DBTR7
toh(TRC_CLK-TRC_CTLI)
Output hold time, TRC_CLK edge to TRC_CTL invalid
0.85
ns
3.3V Mode
DBTR1
tc(TRC_CLK)
Cycle time, TRC_CLK
8.78
ns
DBTR2
tw(TRC_CLKH)
Pulse width, TRC_CLK high
3.64
ns
DBTR3
tw(TRC_CLKL)
Pulse width, TRC_CLK low
3.64
ns
DBTR4
tosu(TRC_DATAV-
TRC_CLK)
Output setup time, TRC_DATA valid to TRC_CLK edge
1.10
ns
DBTR5
toh(TRC_CLK-TRC_DATAI) Output hold time, TRC_CLK edge to TRC_DATA invalid
1.10
ns
DBTR6
tosu(TRC_CTLV-TRC_CLK) Output setup time, TRC_CTL valid to TRC_CLK edge
1.10
ns
DBTR7
toh(TRC_CLK-TRC_CTLI)
Output hold time, TRC_CLK edge to TRC_CTL invalid
1.10
ns
TRC_DATA
TRC_CTL
TRC_CLK
(
)
(
)
(Ideal)
Worst Case 1
Worst Case 2
DBTR1
DBTR2
DBTR3
DBTR4
DBTR6
DBTR5
DBTR7
DBTR4
DBTR6
DBTR5
DBTR7
SPRSP08_Debug_01
Figure 6-40. Trace Switching Characteristics
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
www.ti.com
136
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com