MPC8280 datasheet(399/1386 Pages) FREESCALE

399 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-91

9.13.1.6.2

DMA Status Registers 0–3 (DMASR

The status register reports various DMA conditions during and after the DMA transfer. Writing a 1 to a

specific set bit clears the bit.

Figure 9-83. DMA Status Registers 0–3 (DMASR

EOTIE

End-of-transfer interrupt enable. When set will generate an interrupt at the

completion of a DMA transfer. No EOT interrupt is generated if this bit is cleared. End

of transfer is defined as the end of a direct mode transfer or in chaining mode, as the

end of the transfer of the last segment of a chain.

6–4

—

Reserved, should be cleared.

TEM

Transfer error mask. This bit determines the DMA response in the event of a transfer

error. If this bit is set, the DMA will complete the transfer regardless of whether a

transfer error occurs (the TE bit is not set). If this bit is clear, the DMA will halt when

a transfer error occurs (TE bit is set).

CTM

Channel transfer mode

Chaining mode. See Section 9.13.1.2, “DMA Chaining Mode.”

1 Direct mode. See Section 9.13.1.1, “DMA Direct Mode.”

Channel continue. When this bit is set, the DMA transfer will restart the transferring

process starting at the Current Descriptor Address. This bit applies only to chaining

mode and is cleared by hardware after every descriptor read.

Channel start. A 0-to-1 transition occurring on this bit when the channel is not busy

(SR[CB] bit is 0) will start the DMA process. If the channel is busy and a 0 to 1

transition occurs, then DMA channel will restart from a previous halt condition. A

1-to-0 transition when the channel is busy (CB bit is 1) will halt the DMA process.

Nothing happens if the channel is not busy and a 1 to 0 transition occurs.

Field

—

Reset

0000_0000_0000_0000

R/W

Addr

0x10506(DMASR0); 0x10586 (DMASR1); 0x10606 (DMASR2); 0x10686 (DMASR3)

Field

—

EOSI EOCDI

Reset

0000_0000_0000_0000

R/W

Addr

0x10504 (DMASR0); 0x10584(DMASR1); 0x10604 (DMASR2); 0x10684 (DMASR3)

Table 9-66. DMAMR

x Field Descriptions (continued)

Bits

Name

Description

MPC8280 데이터시트(PDF) 399 Page - Freescale Semiconductor, Inc

MPC8280 데이터시트(HTML) 399 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL