TMP86FS23UG datasheet(174/252 Pages) TOSHIBA

174 / 252 page

Page 162

15. LCD Driver

15.1 Configuration

TMP86FS23UG

15.2 Control

The LCD control register (LCDCR) controls the LCD driver. EDSP specifies whether to enable the LCD display.

If EDSP is cleared to “0” for blanking, the power switch for the VLC pin is turned off. So, the COM pin and pin out-

put selected with SEG enter GND level.

Note 1: The base-frequency (SLF) source clock is switched between high and low frequencies by the SYSCR2<SYSCK> pro-

gramming. The base frequency does not depend on the TBTCR<DV7CK> programming.

Note 2: If the setting of SYSCR2<SYSCK>is changed, be sure to turn off the LCD (clear EDSP to “0”) to avoid the output of incor-

rect waveform.

Note 3: Programming LRSE properly according to the LCD panel used. As the LRSE programming increases (lengthen the period

of enabling of the low resistor), the drive capability becomes higher while the power dissipation increases. Reversely, as

the LRSE programming decreases shorten the period of enabling of the low resistor, the drive capability becomes lower

while the power consumption decreases.

Note 4: If the IDLE0, SLEEP0, or STOP mode is activated when the display is enabled, LCDCR<EDSP> is automatically changed

to “0” to blank the display.

LCD Driver Control Register

LCDCR

(0027H)

543

EDSP

LRSEL

DUTY

SLF

(Initial value: 0000 0000)

EDSP

LCD display control

0: Blanking

1: Enables LCD display (Blanking is released)

R/W

LRSE

Period selection of enabling

(turn on) of the low bleeder

resistor (for implementing

appropriate LCD panel drive

capability)

NORMAL1/2, IDLE/1/2 mode

SLOW1/2, SLEEP1/2 mode

SLF Setting

00:

26/fc

27/fc

28/fc

29/fc

1/fs

2/fs

01:

29/fc

210/fc

211/fc

212/fc

23/fs

24/fs

10:

Always enabling

11:

Reserved

DUTY

Selection of driving methods

000: 1/4 Duty (1/3 Bias)

001: 1/3 Duty (1/3 Bias)

010: 1/3 Duty (1/2 Bias)

011: 1/2 Duty (1/2 Bias)

100: Static

101: Reserved

110: Reserved

111: Reserved

SLF

Selection of LCD frame fre-

quency

NORMAL1/2, IDLE0/1/2 mode

SLOW1/2, SLEEP1/2 mode

00:

01:

10:

11:

fc/217 [Hz]

fc/216

fc/215

fc/213

fs/29 [Hz]

fs/28

Reserved

TMP86FS23UG 데이터시트(PDF) 174 Page - Toshiba Semiconductor

TMP86FS23UG 데이터시트(HTML) 174 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL