ST10F271B datasheet(174/180 Pages) STMICROELECTRONICS

174 / 180 page

Electrical characteristics

ST10F271B/ST10F271E

174/180

Figure 61.

SSC master timing

The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock

edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading

clock edge is low-to-high transition (SSCPO = 0b).

The bit timing is repeated for all bits to be transmitted or received.

Slave mode

VDD = 5V ±10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF

1st out bit

Last out bit

2nd out bit

2nd In bit

1st in bit

Last in bit

SCLK

MTSR

MRST

t308

t307

t308

t307

t305

t300

t301

t302

t304

t303

t306

t305

Table 82.

SSC slave mode timings

Symbol

Parameter

Max. Baudrate

6.6 MBd (1))

@FCPU = 40MHz

(<SSCBR> = 0002h)

Variable Baudrate

(<SSCBR> = 0001h -

FFFFh)

Unit

min.

max.

min.

max.

t310

SR SSC clock cycle time(2)

150

8TCL

262144 TCL

t311

SR SSC clock high time

–

t310 / 2 – 12

–

t312

SR SSC clock low time

–

t310 / 2 – 12

–

t313

SR SSC clock rise time

–

t314

SR SSC clock fall time

–

t315

CC Write data valid after shift edge

–

2TCL + 30

t316

CC Write data hold after shift edge

–

t317p

Read data setup time before latch

edge, phase error detection on

(SSCPEN = 1)

–

4TCL + 12

–

t318p

Read data hold time after latch

edge, phase error detection on

(SSCPEN = 1)

–

6TCL + 12

–

ST10F271B 데이터시트(PDF) 174 Page - STMicroelectronics

ST10F271B 데이터시트(HTML) 174 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL