전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F271B 데이터시트(PDF) 175 Page - STMicroelectronics

부품명 ST10F271B
상세설명  16-bit MCU with 128 Kbyte Flash memory and 8/12 Kbyte RAM
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271B 데이터시트(HTML) 175 Page - STMicroelectronics

Back Button ST10F271B Datasheet HTML 171Page - STMicroelectronics ST10F271B Datasheet HTML 172Page - STMicroelectronics ST10F271B Datasheet HTML 173Page - STMicroelectronics ST10F271B Datasheet HTML 174Page - STMicroelectronics ST10F271B Datasheet HTML 175Page - STMicroelectronics ST10F271B Datasheet HTML 176Page - STMicroelectronics ST10F271B Datasheet HTML 177Page - STMicroelectronics ST10F271B Datasheet HTML 178Page - STMicroelectronics ST10F271B Datasheet HTML 179Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 180 page
background image
ST10F271B/ST10F271E
Electrical characteristics
175/180
Figure 62.
SSC slave timing
1.
The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock
edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading
clock edge is low-to-high transition (SSCPO = 0b).
2.
The bit timing is repeated for all bits to be transmitted or received.
t317
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
6–
6
–
ns
t318
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
31
–
2TCL + 6
–
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64MHz CPU clock and <SSCBR> set to ‘3h’, or with
48MHz CPU clock and <SSCBR> set to ‘2h’. When 40MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> may be used only
with CPU clock lower than 32MHz (after checking that resulting timings are suitable for the master).
2.
Formula for SSC Clock Cycle time: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer.
Minimum limit allowed for t310 is 125ns (corresponding to 8Mbaud).
Table 82.
SSC slave mode timings
Symbol
Parameter
Max. Baudrate
6.6 MBd (1))
@FCPU = 40MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
1st out bit
Last out bit
2nd out bit
1)
2)
2nd in bit
1st in bit
Last in bit
SCLK
MRST
MTSR
t313
t314
t315
t316
t315
t317 t318
t317 t318
t315
t310
t311
t312



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com