WM8994ECSSLASHR datasheet(49/363 Pages) CIRRUS

49 / 363 page

WM8994

Rev 4.6

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R40 (0028h)

Input Mixer

(2)

IN2LP_TO_IN2L

IN2L PGA Non-Inverting Input Select

0 = Connected to VMID

1 = Connected to IN2LP

Note that VMID_BUF_ENA must be

set when using IN2L connected to

VMID.

IN2LN_TO_IN2L

IN2L PGA Inverting Input Select

0 = Not connected

1 = Connected to IN2LN

IN1LP_TO_IN1L

IN1L PGA Non-Inverting Input Select

0 = Connected to VMID

1 = Connected to IN1LP

Note that VMID_BUF_ENA must be

set when using IN1L connected to

VMID.

IN1LN_TO_IN1L

IN1L PGA Inverting Input Select

0 = Not connected

1 = Connected to IN1LN

IN2RP_TO_IN2R

IN2R PGA Non-Inverting Input Select

0 = Connected to VMID

1 = Connected to IN2RP

Note that VMID_BUF_ENA must be

set when using IN2R connected to

VMID.

IN2RN_TO_IN2R

IN2R PGA Inverting Input Select

0 = Not connected

1 = Connected to IN2RN

IN1RP_TO_IN1R

IN1R PGA Non-Inverting Input Select

0 = Connected to VMID

1 = Connected to IN1RP

Note that VMID_BUF_ENA must be

set when using IN1R connected to

VMID.

IN1RN_TO_IN1R

IN1R PGA Inverting Input Select

0 = Not connected

1 = Connected to IN1RN

Table 3 Input PGA Configuration

WM8994ECS/R 데이터시트(PDF) 49 Page - Cirrus Logic

WM8994ECS/R 데이터시트(HTML) 49 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL