전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8994ECS/R 데이터시트(PDF) 63 Page - Cirrus Logic

부품명 WM8994ECS/R
상세설명  Multi-channel Audio Hub CODEC for Smartphones
PDF  363 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8994ECS/R 데이터시트(HTML) 63 Page - Cirrus Logic

Back Button WM8994ECS/R Datasheet HTML 59Page - Cirrus Logic WM8994ECS/R Datasheet HTML 60Page - Cirrus Logic WM8994ECS/R Datasheet HTML 61Page - Cirrus Logic WM8994ECS/R Datasheet HTML 62Page - Cirrus Logic WM8994ECS/R Datasheet HTML 63Page - Cirrus Logic WM8994ECS/R Datasheet HTML 64Page - Cirrus Logic WM8994ECS/R Datasheet HTML 65Page - Cirrus Logic WM8994ECS/R Datasheet HTML 66Page - Cirrus Logic WM8994ECS/R Datasheet HTML 67Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 363 page
background image
WM8994
Rev 4.6
63
DIGITAL AUDIO
INTERFACE 2 (AIF2)
DIGITAL AUDIO
INTERFACE 1 (AIF1)
ADC
L
ADC
R
DMICDAT1
0R
0L
1R
1L
0R
0L
1R
1L
0R
0L
0R
0L
Gain Codes
V = Full volume control
(-71.625dB to 0dB, 0.375dB steps for DAC
-71.625dB to 17.625dB, 0.375dB steps for ADC/MICs)
S = Softmute/un-mute
G = Fixed gain control
(-36dB to 0dB, 3dB steps)
[Code]
MIC activity detector
(GPIO/Interrupt)
DRC
DRC
DAC
1L
DAC
1R
VS
DAC1L
Vol
VS
DAC1R
Vol
DAC2L
Vol
DAC2R
Vol
G G
G G
G G
G G
VS
VS
DAC
2L
DAC
2R
+
+
+
+
Audio Interface 1
(AIF1) Output Mixing
Digital Sidetone
Mixing
Digital Sidetone Volume
and Filter Control
DAC Output
Digital Mixing
DAC Digital
Volume
Digital Audio
Interface Control
Sample Rate
Conversion
= SRC not supported
AIF1 Slot 0
AIF1 Slot 1
AIF1 Slot 0
DMICDAT2
fs / 4fs Select
DRC
AIF1 Slot 1
Left / Right source select / Mono Mix control
Left / Right source select /
Mono Mix control
+
+
+
+
3D
EQ
DRC
3D
EQ
DRC
3D
EQ
DRC
Dynamic Range Control (DRC) /
Retune Mobile Parameter Equalizer (EQ) /
Stereo 3D Expansion /
Digital Volume and Filter Control
Note that the DRCs cannot be enabled
in the input and output paths of any
Digital Audio Interface simultaneously
Figure 21 Digital Core Architecture



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com