TLC320AD50CSLASHI datasheet(28/54 Pages) TI2

28 / 54 page

3–1

3 Serial Communications

DOUT, DIN, SCLK, FS, and FC are the serial communication signals. The digital output data from the ADC is taken

from DOUT. The digital input data for the DAC is applied to DIN. The synchronizing clock for the serial communication

data and the frame sync is taken from SCLK. The frame-sync pulse that encloses the ADC and DAC data transfer

interval is taken from FS. For signal data transmitted from the ADC or to the DAC, primary serial communication is

used. To read or write words that control both the options and the circuit configurations of the device, secondary

communication is used.

The purpose of the primary and secondary communications is to allow conversion data and control data to be

transferred across the same serial port. A primary transfer is always dedicated to conversion data. A secondary

transfer is used to set up and/or read the register values. A primary transfer occurs for every conversion period. A

secondary transfer occurs only when requested. Secondary serial communication can be requested either by

hardware (FC terminal) or by software (D0 of primary data input to DIN).

3.1

Primary Serial Communication

Primary serial communication is used both to transmit and receive conversion signal data. The DAC word length

depends on the state of bit D0 in control 1 register. After power up or reset, the device defaults to the 15-bit mode.

When the DAC word length is 15 bits, the last bit of the primary 16-bit serial communication word is a control bit used

to request secondary serial communication. In the 16-bit mode, all 16 bits of the primary communication word are

used as data for the DAC and the hardware terminal FC must be used to request secondary communication.

Figure 3–1 shows the timing relationship for SCLK, FS, DOUT, and DIN in a primary communication. The timing

sequence for this operation is as follows:

FS is brought low by the TLC320AD50C, TLC320AD50I, or TLC320AD52C.

A 16-bit word is transmitted from the ADC (DOUT) and a 16-bit word is received from the DAC (DIN).

FS is brought high by the TLC320AD50C, TLC320AD50I, or TLC320AD52C, signaling the end of the data

transfer.

D15

D14

D13

D12

D11

D10

SCLK

DIN

D15

D14

D13

D12

D11

D10

DOUT

NOTE: DIN is latched at the falling edge of SCLK. DOUT is sent out at the rising edge of SCLK

Figure 3–1. Primary Serial Communication Timing

TLC320AD50C/I 데이터시트(PDF) 28 Page - Texas Instruments

TLC320AD50C/I 데이터시트(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL