전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADS5294IPFPR 데이터시트(PDF) 24 Page - Texas Instruments

부품명 ADS5294IPFPR
상세설명  ADS5294 Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

ADS5294IPFPR 데이터시트(HTML) 24 Page - Texas Instruments

Back Button ADS5294IPFPR Datasheet HTML 20Page - Texas Instruments ADS5294IPFPR Datasheet HTML 21Page - Texas Instruments ADS5294IPFPR Datasheet HTML 22Page - Texas Instruments ADS5294IPFPR Datasheet HTML 23Page - Texas Instruments ADS5294IPFPR Datasheet HTML 24Page - Texas Instruments ADS5294IPFPR Datasheet HTML 25Page - Texas Instruments ADS5294IPFPR Datasheet HTML 26Page - Texas Instruments ADS5294IPFPR Datasheet HTML 27Page - Texas Instruments ADS5294IPFPR Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 82 page
background image
70
75
80
85
90
95
100
10
20
30
40
50
60
70
Frequency of Aggressor Channel (MHz)
Far Channel
Near Channel
−160
−150
−140
−130
−120
−110
0.01
0.1
1
10
100
Frequency Offset (kHz)
74.0
74.5
75.0
75.5
76.0
76.5
77.0
−40
−20
0
20
40
60
80
Temperature (°C)
AVDD=1.65V
AVDD=1.7V
AVDD=1.8V
AVDD=1.9V
AVDD=1.95V
78
79
80
81
82
83
84
85
86
87
88
−40
−20
0
20
40
60
80
Temperature (°C)
AVDD=1.65V
AVDD=1.7V
AVDD=1.8V
AVDD=1.9V
AVDD=1.95V
35
40
45
50
55
60
65
82
82.5
83
83.5
84
84.5
85
85.5
86
73
73.5
74
74.5
75
75.5
76
76.5
77
Input Clock Duty Cycle (%)
SFDR
SNR
0.80
0.85
0.90
0.95
1.00
1.05
1.10
80
81
82
83
84
85
86
87
88
89
90
73
73.5
74
74.5
75
75.5
76
76.5
77
77.5
78
Analog Input Common−mode voltage (V)
SFDR
SNR
Fin = 5 MHz
24
ADS5294
SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018
www.ti.com
Product Folder Links: ADS5294
Submit Documentation Feedback
Copyright © 2011–2018, Texas Instruments Incorporated
Typical Characteristics (continued)
Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, 50% clock duty cycle, –1-dBFS differential analog input, 14 Bit/ 80
MSPS, ADC is configured in the internal reference mode, unless otherwise noted.
Figure 20. Performance vs Input Clock Duty
CyclePerformance vs Input Clock Duty Cycle
Figure 21. Performance vs Input VCM
Figure 22. Signal-To-Noise Ratio vs Temperature
Figure 23. Spurious-Free Dynamic Range vs Temperature
Figure 24. Crosstalk vs Frequency
Figure 25. Phase Noise for 5-MHz Input Signal, Sample Rate
= 80 MSPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com