DP83867CSRGZ datasheet(71/129 Pages) TI2

71 / 129 page

Table 7-34. LED Configuration Register 3 (LEDCR3), Address 0x001A (continued)

BIT

BIT NAME

DEFAULT

DESCRIPTION

1:0

LEDS_BLINK_RATE

10, RW

LED Blink Rate:

11: 2Hz (500ms)

10: 5Hz (200ms)

01: 10Hz (100ms)

00 = 20Hz (50ms)

7.6.25 Configuration Register 3 (CFG3)

Table 7-35. Configuration Register 3 (CFG3), Address 0x001E

BIT

BIT NAME

DEFAULT

DESCRIPTION

Fast Link-Up in Parallel Detect

0, RW

Fast Link-Up in Parallel Detect Mode:

1 = Enable Fast Link-Up time During Parallel Detection

0 = Normal Parallel Detection link establishment

In Fast Auto MDI-X this bit is automatically set.

Fast AN Enable

0, RW

Fast Auto-Negotiation Enable:

1 = Enable Fast Auto-Negotiation mode – The PHY auto-negotiates

using Timer setting according to Fast AN Sel bits

0 = Disable Fast Auto-Negotiation mode – The PHY auto-negotiates

using normal Timer setting

Adjusting these bits reduces the time the PHY takes to Auto-

negotiate between two PHYs. Note: When using this option care

must be taken to maintain proper operation of the system. While

shortening these timer intervals can not cause problems in normal

operation, there are certain situations where this can lead to

problems.

13:12

Fast AN Sel

0, RW

Fast Auto-Negotiation Select bits:

Fast AN

Select

Break

Link

Timer(ms)

Link Fall

Inhibit

Timer(ms)

Auto-Neg

Wait

Timer(ms)

<00>

<01>

120

<10>

240

150

100

<11>

Adjusting these bits reduces the time the PHY takes to auto-

negotiate between two PHYs. In Fast AN mode, both PHYs can

be configured to the same configuration. These 2 bits define the

duration for each state of the Auto-Negotiation process according to

the table above. The new duration time must be enabled by setting

Fast AN En - bit 4 of this register. Note: Using this mode in cases

where both link partners are not configured to the same Fast Auto-

Negotiation configuration can produce scenarios with unexpected

behavior.

www.ti.com

DP83867CS, DP83867IS, DP83867E

SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025

Submit Document Feedback

Product Folder Links: DP83867CS DP83867IS DP83867E

DP83867CSRGZ 데이터시트(PDF) 71 Page - Texas Instruments

DP83867CSRGZ 데이터시트(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL