전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DP83867CSRGZ 데이터시트(PDF) 11 Page - Texas Instruments

부품명 DP83867CSRGZ
상세설명  DP83867E/IS/CS Robust, High Immunity, Small Form Factor 10/100/1000 Ethernet Physical Layer Transceiver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

DP83867CSRGZ 데이터시트(HTML) 11 Page - Texas Instruments

Back Button DP83867CSRGZ Datasheet HTML 7Page - Texas Instruments DP83867CSRGZ Datasheet HTML 8Page - Texas Instruments DP83867CSRGZ Datasheet HTML 9Page - Texas Instruments DP83867CSRGZ Datasheet HTML 10Page - Texas Instruments DP83867CSRGZ Datasheet HTML 11Page - Texas Instruments DP83867CSRGZ Datasheet HTML 12Page - Texas Instruments DP83867CSRGZ Datasheet HTML 13Page - Texas Instruments DP83867CSRGZ Datasheet HTML 14Page - Texas Instruments DP83867CSRGZ Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 129 page
background image
(4)
For detailed information about DP83867 power consumption for specific supplies under a wide set of conditions, see the
DP83867E/IS/CS/IR/CR RGZ Power Consumption Data application report (SNLA241).
6.6 Power-Up Timing
See Figure 6-1.
PARAMETER
TEST CONDITIONS (1)
MIN
NOM
MAX UNIT
T1
Post power-up stabilization time prior to MDC
preamble for register accesses
MDIO is pulled high for 32-bit serial
management initialization.
200
ms
T2
Hardware configuration latch-in time from
power up
Hardware Configuration Pins are
described in Section 7.5.1.
200
ms
T3
Hardware configuration pins transition to
output drivers
64
ns
(1)
Specified by production test, characterization, or design.
6.7 Reset Timing
See Figure 6-2.
PARAMETER
TEST CONDITIONS (1)
MIN
NOM
MAX UNIT
T1
Post RESET stabilization time prior to MDC
preamble for register accesses
MDIO is pulled high for 32-bit serial
management initialization.
MDC can toggle during this period when
MDIO remains high.
195
µs
T2
Hardware configuration latch-in time from the
deassertion of RESET (either soft or hard)
Hardware Configuration Pins are
described in Section 7.5.1.
120
ns
T3
Hardware configuration pins transition to
output drivers
64
ns
T4
RESET pulse width
X1 Clock must be stable for a minimum of
1μs during RESET pulse low time
1
µs
(1)
Specified by production test, characterization, or design.
6.8 MII Serial Management Timing
See Figure 6-3.
PARAMETER
TEST CONDITIONS (1)
MIN
NOM
MAX
UNIT
T1
MDC to MDIO (output) delay time
0
10
ns
T2
MDIO (input) to MDC setup time
10
ns
T3
MDIO (input) to MDC hold time
10
ns
T4
MDC frequency
2.5
25
MHz
(1)
Specified by production test, characterization, or design.
www.ti.com
DP83867CS, DP83867IS, DP83867E
SNLS504F – OCTOBER 2015 – REVISED JANUARY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: DP83867CS DP83867IS DP83867E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com