CC113LRGPR datasheet(60/87 Pages) TI2

60 / 87 page

CC113L

SWRS108B – MAY 2011 – REVISED JUNE 2014

www.ti.com

Table 5-44. 0x18: MCSM0 - Main Radio Control State Machine Configuration

Bit

Field Name

Reset

R/W

Description

7:6

Not used

Automatically calibrate when going to or from RX mode

Setting

When to perform automatic calibration

0 (00)

Never (manually calibrate using SCAL strobe)

1 (01)

When going from IDLE to RX

5:4

FS_AUTOCAL[1:0]

0 (00)

R/W

When going from RX back to IDLE

2 (10)

automatically

Every 4th time when going from RX to IDLE

3 (11)

automatically

Programs the number of times the six-bit ripple counter must

expire after the XOSC has settled before CHP_RDYn goes

low.(1)

If XOSC is on (stable) during power-down, PO_TIMEOUT

shall be set so that the regulated digital supply voltage has

time to stabilize before CHP_RDYn goes low

(PO_TIMEOUT=2 recommended). Typical start-up time for the

voltage regulator is 50

μs.

For robust operation it is recommended to use PO_TIMEOUT

= 2 or 3 when XOSC is off during power-down.

Timeout after

Setting

Expire count

3:2

PO_TIMEOUT

1 (01)

R/W

XOSC start

Approximately 2.3

0 (00)

- 2.4

μs

Approximately 37 -

1 (01)

μs

Approximately 149

2 (10)

- 155

μs

Approximately 597

3 (11)

256

- 620

μs

Exact timeout depends on crystal frequency.

R/W

Use setting from SmartRF Studio SWRC176

XOSC_FORCE_ON

R/W

Force the XOSC to stay on in the SLEEP state.

(1)

Note that the XOSC_STABLE signal will be asserted at the same time as the CHIP_RDYn signal; that is, the PO_TIMEOUT delays both

signals and does not insert a delay between the signals.

Table 5-45. 0x19: FOCCFG - Frequency Offset Compensation Configuration

Bit

Field Name

Reset

R/W

Description

7:6

Not used

If set, the demodulator freezes the frequency offset

FOC_BS_CS_GATE

R/W

compensation and clock recovery feedback loops until the CS

signal goes high.

The frequency compensation loop gain to be used before a

sync word is detected.

Setting

Freq. compensation loop gain before sync word

0 (00)

4:3

FOC_PRE_K[1:0]

2 (10)

R/W

1 (01)

2 (10)

3 (11)

The frequency compensation loop gain to be used after a sync

word is detected.

Setting

Freq. compensation loop gain after sync word

FOC_POST_K

R/W

Same as FOC_PRE_K

K/2

Detailed Description

Submit Documentation Feedback

Product Folder Links: CC113L

CC113LRGPR 데이터시트(PDF) 60 Page - Texas Instruments

CC113LRGPR 데이터시트(HTML) 60 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

데이터시트 다운로드

링크 URL