| 전자부품 데이터시트 검색엔진 |
|
PAC1721 데이터시트(PDF) 74 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PAC1721 데이터시트(HTML) 74 Page - Microchip Technology |
|
74 / 92 page ![]() PAC1721 DS-20007088A-page 74 2026 Microchip Technology Inc. and its subsidiaries REGISTER 6-33: OV_LIMIT (ADDRESS 20H) REGISTER 6-34: UV_LIMIT (ADDRESS 21H) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 OV_LIMIT[7:0] bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared X = Bit is unknown bit 7:0 OV_LIMIT[7:0]: Configure the overvoltage (OV) limit as a 2’s complement number for all current modes (unipolar or bipolar). Note: Disable alerts in the ALERT_ENABLE register before making changes to the OV_LIMIT register to avoid false triggers. R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 UV_LIMIT[7:0] bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared X = Bit is unknown bit 7:0 UV_LIMIT[7:0]: Configure the undervoltage (UV) limit as a 2’s complement number for all current modes (unipolar or bipolar). Note: Disable alerts in the ALERT_ENABLE register before making changes to the UV_LIMIT register to avoid false triggers. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |