FS2101 datasheet(22/48 Pages) HP

22 / 48 page

being transmitted on the PCI bus.

IDLE_L - Idle cycle

True when the bus is IDLE. False when

the bus is busy.

DVALID_L - Data Valid

True when data is being transferred on

the PCI bus.

WINITI_L - Master Initiated

Wait State

True when a wait state is being initiated

by the master

WTARGET_L - Target

Initiated Wait State

True when a wait state is being initiated

by the target

RETRY_L - Retry

True when a retry condition has been

detected on the PCI bus

TABORT_L - Target Abort

True when a Target Abort condition has

been detected on the PCI bus. This

signal is true for one clock bit.

WNODEV_L - Wait state

caused by no assertion of

DEVSEL#

True when a wait state has been

caused by no assertion of DEVSEL#.

GNT_L - The Grant signal for

that slot

In State Mode this signal is latched and

held until end of transaction. Useful as

a store qualifier.

In timing mode the GNT# from the PCI

bus is passed through to the logic

analyzer.

L_CMD - The latched

command lines

The C/BE signals latched during the

command /address phase and held until

end of transaction.

AVALID_L - Address Valid

True on the first assertion of FRAME#

and the rising edge of the PCI clock.

True for one cycle except on Dual

Address cycles when it is true for two

cycles.

Parity checking is only available in STATE Mode and is controlled

by the PARITY ON

switch on the front panel.

The parity

generation is done by the IDT 162511 latching buffers. Only data

parity is generated and then checked against the data parity that

is transferred on the bus. If they are not the same then the signal

CPERR_L will be asserted on the cycle that the parity is valid.

This signal will remain valid for one clock tic.

The Data Parity

Checking Logic

FS2101 데이터시트(PDF) 22 Page - Agilent(Hewlett-Packard)

FS2101 데이터시트(HTML) 22 Page - Agilent(Hewlett-Packard)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

데이터시트 다운로드

링크 URL