 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
VL6624 데이터시트(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6624 데이터시트(HTML) 94 Page - STMicroelectronics |
|
|
94 / 106 page  Electrical characteristics VL6624/VS6624 94/106 13.7 Parallel data interface timing VL6624/VS6624 contains a parallel data output port (D[7:0]) and associated qualification signals (HSYNC, VSYNC, PCLK and FSO). This port can be enabled and disabled (tri-stated) to facilitate multiple camera systems or bit-serial output configurations. The port is disabled (high impedance) upon reset. Figure 36. Parallel data output video timing Table 51. Parallel data interface timings Symbol Description Min. Max. Unit fPCLK PCLK frequency 54 MHz tPCLKL PCLK low width [1/2*(1/fPCLK)] - 3.9 [1/2*(1/fPCLK)] + 3.9 ns tPCLKH PCLK high width [1/2*(1/fPCLK)] - 3.9 [1/2*(1/fPCLK)] + 3.9 ns tDV PCLK to output valid -5.15 1.62 ns tPCLKL tPCLKH 1/fPCLK PCLK D[0:7] HSYNC, polarity = 0 tDV Valid VSYNC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
