| 전자부품 데이터시트 검색엔진 |
|
AT25DF256 데이터시트(PDF) 9 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT25DF256 데이터시트(HTML) 9 Page - Renesas Technology Corp |
|
9 / 47 page ![]() DS-AT25DF256-035 Rev.G Page 9 2024-01-08 © 2024 Renesas Electronics AT25DF256 Datasheet 3. Block Diagram Figure 4. AT25DF256 Block Diagram 4. Memory Array To provide the greatest flexibility, the memory array of the AT25DF256 can be erased in three levels of granularity, including a full-chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions. Figure 5 shows each erase level. Figure 5. Memory Architecture Diagram 32 kB 4 kB 1-256 Byte Block Erase Block Erase Page Program (52h Command) (20h Command) (02h Command) 4 kB 007000h – 007FFFh 256 Bytes 007F00h – 007FFFh 4 kB 006000h – 006FFFh 256 Bytes 007E00h – 007EFFh 4 kB 005000h – 005FFFh 256 Bytes 007D00h – 007DFFh 4 kB 004000h – 004FFFh 4 kB 003000h – 003FFFh 4 kB 002000h – 002FFFh 256 Bytes 000200h – 0002FFh 4 kB 001000h – 001FFFh 256 Bytes 000100h – 0001FFh 4 kB 000000h – 000FFFh 256 Bytes 000000h – 0000FFh Block Erase Detail Page Program Detail Page Address Block Address Range Range 32 kB |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |