| 전자부품 데이터시트 검색엔진 |
|
PSD4235G2 데이터시트(PDF) 38 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2 데이터시트(HTML) 38 Page - STMicroelectronics |
|
38 / 89 page ![]() PSD4235G2 38/89 Figure 16. Input Macrocell External Chip Select. The CPLD also provides eight External Chip Select (ECS0-ECS7) outputs that can be used to select external devices. Each External Chip Select (ECS0-ECS7) consists of one product term that can be configured active High or Low. The output enable of the pin is controlled by either the output enable product term or the Direction Register. (See Figure 17.) Figure 17. External Chip Select Signal OUTPUT MACROCELLS A AND MACROCELLS B PT PT FEEDBACK PORT DRIVER I/O PIN INTERNAL DATA BUS DIRECTION REGISTER MUX MUX ALE/AS PT Q Q D D G LATCH INPUT MACROCELL ENABLE (.OE) D FF INPUT MACROCELL _ RD AI04926 POLARITY BIT PORT PIN ECS PT ECS To Port C or F ENABLE (.OE) PT DIRECTION REGISTER Port C or Port F AI04927 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |