전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT80SND1C-ROTIL 데이터시트(PDF) 13 Page - ATMEL Corporation

부품명 AT80SND1C-ROTIL
상세설명  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  210 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT80SND1C-ROTIL 데이터시트(HTML) 13 Page - ATMEL Corporation

Back Button AT80SND1C-ROTIL Datasheet HTML 9Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 10Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 11Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 12Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 13Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 14Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 15Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 16Page - ATMEL Corporation AT80SND1C-ROTIL Datasheet HTML 17Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 210 page
background image
13
AT8xC51SND1C
4109E–8051–06/03
Figure 7. Mode Switching Waveforms
Note:
1. In order to prevent any incorrect operation while operating in X2 mode, user must be
aware that all peripherals using clock frequency as time reference (timers, etc.) will
have their time reference divided by 2. For example, a free running timer generating
an interrupt every 20 ms will then generate an interrupt every 10 ms.
PLL
PLL Description
The AT8xC51SND1C PLL is used to generate internal high frequency clock (the PLL
Clock) synchronized with an external low-frequency (the Oscillator Clock). The PLL
clock provides the MP3 decoder, the audio interface, and the USB interface clocks.
Figure 8 shows the internal structure of the PLL.
The PFLD block is the Phase Frequency Comparator and Lock Detector. This block
makes the comparison between the reference clock coming from the N divider and the
reverse clock coming from the R divider and generates some pulses on the Up or Down
signal depending on the edge position of the reverse clock. The PLLEN bit in PLLCON
register is used to enable the clock generation. When the PLL is locked, the bit PLOCK
in PLLCON register (see Table 17) is set.
The CHP block is the Charge Pump that generates the voltage reference for the VCO by
injecting or extracting charges from the external filter connected on PFILT pin (see
Fi gure 9 ) . Value of the filter components ar e detailed in the Section “ DC
Characteristics”.
The VCO block is the Voltage Controlled Oscillator controlled by the voltage V
ref pro-
duced by the charge pump. It generates a square wave signal: the PLL clock.
Figure 8. PLL Block Diagram and Symbol
X1
÷ 2
X1
Clock
X2 Bit
X2 Mode
(1)
STD Mode
STD Mode
PLLEN
PLLCON.1
N6:0
N divider
R divider
VCO
PLLclk
OSCclk
R
1
+
()
×
N1
+
-----------------------------------------------
=
OSC
CLOCK
PFLD
PLOCK
PLLCON.0
PFILT
CHP
Vref
Up
Down
R9:0
PLL
CLOCK
PLL Clock Symbol
PLL
Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com