전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STLC5464 데이터시트(PDF) 33 Page - STMicroelectronics

부품명 STLC5464
상세설명  MULTI-HDLCWITH n x 64 SWITCHING MATRIX ASSOCIATED
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5464 데이터시트(HTML) 33 Page - STMicroelectronics

Back Button STLC5464 Datasheet HTML 29Page - STMicroelectronics STLC5464 Datasheet HTML 30Page - STMicroelectronics STLC5464 Datasheet HTML 31Page - STMicroelectronics STLC5464 Datasheet HTML 32Page - STMicroelectronics STLC5464 Datasheet HTML 33Page - STMicroelectronics STLC5464 Datasheet HTML 34Page - STMicroelectronics STLC5464 Datasheet HTML 35Page - STMicroelectronics STLC5464 Datasheet HTML 36Page - STMicroelectronics STLC5464 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 83 page
background image
III - FUNCTIONAL DESCRIPTION (continued)
1
NRAS0
3
NRAS1
0
2
DM8/15
DM0/7
4M x 16
NCAS 1
NCAS 0
ADM0/10, NWE, NOE a re conne cte d to e a ch circuit
Figure 22 : 4M x 16 DRAM Circuit Organization
7
NRAS3
5
NRAS2
1
NRAS0
3
NRAS1
6
4
0
2
DM8/15
DM0/7
1M x 16
NCAS1
NCAS0
ADM0/9, NWE, NOE a re conne cted to e a ch circuit
Figure 21 : 1M x 16 DRAM Circuit Organization
µP
MHDLC 0
RAM
µP Bus
RAM Bus
TR O
TR I
MHDLC 1
TR O
TR I
MHDLC n
TR O
TR I
Figure 23 : Chain of n
Multi-HDLC Components
III.5.5.2 - 1M x n DRAM Signals
Signals
A22
A20
A0 or equiv.
NRAS3
1
1
NRAS2
1
0
NRAS1
0
1
NRAS0
0
0
NCAS1
1
NCAS0
0
The Address bits delivered by the
Multi-HDLC for
1M x n DRAM circuits are :
ADM0/9 (2 x 10 = 18 bits) correspondingwith A1/20
delivered by the
µP.
III.5.5.3 - 4M x n DRAM Signals
Signals
A23
A0 or equiv.
NRAS1
1
NRAS0
0
NCAS1
1
NCAS0
0
The Address bits delivered by the
Multi-HDLC for
4M x n DRAM circuits are :
ADM0/10 (2 x 11 = 22 bits) corresponding with
A1/22 delivered by the
µP.
III.6 - Bus Arbitration
The Bus arbitration function arbitrates the access
to the bus between different entities of the circuit.
Those entities which can call for the bus are the
following :
- The receive DMA controller,
- The microprocessor,
- The transmit DMA controller,
- The Interrupt controller,
- The memory interface for refreshing the DRAM.
This list gives the memory access priorities per
default.
If the treatment of more than 32 HDLC channels is
required by the application, it is possible to chain
several
Multi-HDLC components.That is done with
two external pins (TRI, TRO) and a token ring
system.
The TRI, TRO signals are managed by the bus
arbitration function too. When a chip has finished
its tasks, it sends a pulse of 30 ns to the next chip.
STLC5464
33/83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com