| 전자부품 데이터시트 검색엔진 |
|
STLC5466 데이터시트(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5466 데이터시트(HTML) 43 Page - STMicroelectronics |
|
43 / 130 page ![]() 43/130 STLC5466 – HCL=0, bit clock frequency is at 4 096 kHz For a TDM at 4 Mbit/s, each received bit is sampled at half bit-time (at 4 Mbit/s, bit-time=244ns). For a TDM at 2 Mbit/s, each received bit is sampled at 3/4 bit-time (at 2 Mbit/s, bit-time=488ns). • Remarks: OM0, bit5 of DSTR indicates either even TDM or odd TDM if TDM at 2 Mb/s. OM0, bit5 of DSTR indicates either even Output timeslot or odd Output timeslot if TDM at 4 Mb/s. IM0, bit5 of SRCR indicates either even TDM or odd TDM if TDM at 2 Mb/s. IM0, bit5 of SRCR indicates either even Input timeslot or odd Input timeslot if TDM at 4 Mb/s. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |