전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M32C83T 데이터시트(PDF) 96 Page - Renesas Technology Corp

부품명 M32C83T
상세설명  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T 데이터시트(HTML) 96 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 92Page - Renesas Technology Corp M32C83T Datasheet HTML 93Page - Renesas Technology Corp M32C83T Datasheet HTML 94Page - Renesas Technology Corp M32C83T Datasheet HTML 95Page - Renesas Technology Corp M32C83T Datasheet HTML 96Page - Renesas Technology Corp M32C83T Datasheet HTML 97Page - Renesas Technology Corp M32C83T Datasheet HTML 98Page - Renesas Technology Corp M32C83T Datasheet HTML 99Page - Renesas Technology Corp M32C83T Datasheet HTML 100Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 527 page
background image
Page 73
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
8. Clock Generation Circuit
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
PLC11
(b0)
(b3)
(b7 - b4)
PLC12
Function
PLL Control Register 1(1, 2)
PLL Clock Division
Enable Bit(3)
Reserved Bit
0 : Disables the PLL clock to be divided
1 : Enables the PLL clock to be divided
0 : Divide-by-2
1 : Divide-by-3
Set to "0"
PLL Clock Division
Switch Bit(4)
Bit Name
Bit
Symbol
Symbol
Address
After Reset
PLC1
037716
XXXX 00002
RW
RW
RW
RW
Reserved Bit
Set to "0"
RW
NOTES:
1. Rewrite the PLC1 register after the PRC0 bit in the PRCR register is set to "1" (write enable).
2. Rewrite the PLC1 register after the CM17 bit in the CM1 register is set to "0" (main clock) .
3. When the CM21 bit in the CM2 register is set to "0" (clock selected by the CM17 bit), if the PLC11 bit
is set to "1" before the CM17 bit is set to "1" (PLL clock as CPU clock source), the PLL clock divided-
by-2 or divided-by-3 becomes the clock source of the CPU clock and peripheral function clock.
4. Do not rewrite the PLC12 bit if the PLL clock is the CPU clock source.
b7
b6
b5
b4
b3
b2
b1
b0
0
0
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Figure 8.8 PLC1 Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com